A pipelined memory architecture for high throughput network processors
نویسندگان
چکیده
منابع مشابه
HDLGen: Architecture Description Language driven HDL Generation for Pipelined Processors
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. System architects critically need modeling techniques to rapidly explore and evaluate candidate architectures based on area, clock frequency, power, and performance constraints. We present an exploration framework for ...
متن کاملDynamic Power Reduction of Stalls in Pipelined Architecture Processors
This paper proposes a technique for dynamic power reduction of pipelined processors. It is based on eliminating unnecessary transitions that are generated during the execution of NOP instructions. The approach includes the elimination of unnecessary changes in pipe register contents and the limitation of boundary movement of transitions caused by inevitable changes in pipe register contents due...
متن کاملSub Pipelined Architecture for Self-Test Techniques of Crypto Devices Based on AES With High Throughput
Testing of the equipment is very essential before being put into service. The testing has to be done by the latest technique. This paper describes a generic built-in self-test strategy for crypto devices with sub pipelining architecture by implementing symmetric encryption algorithms. Taking advantage of the inner iterative structures of crypto-cores, test facilities are easily set-up for self-...
متن کاملA Throughput-Driven Task Creation and Mapping for Network Processors
Network processors are programmable devices that can process packets at a high speed. A network processor is typified by multithreading and heterogeneous multiprocessing, which usually requires programmers to manually create multiple tasks and map these tasks onto different processing elements. This paper addresses the problem of automating task creation and mapping of network applications onto...
متن کاملA Pipelined SoPC Architecture for 2.5 Gbps Network Processing
This paper presents the architecture and implementation of a 2.5 Gbps Programmable Point-toPoint-Protocol Processor (P) on a Virtex II FPGA. A 32bit wide pipelined processor circuit is implemented for layer 2 frame processing and a Leon processor core is embedded for higher layer PPP control protocol processing. An AMBA bus interface is used to interlink the Leon processor to the hardware frame...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGARCH Computer Architecture News
سال: 2003
ISSN: 0163-5964
DOI: 10.1145/871656.859652